SUMMARY This paper presents a novel approach to improving the I DDQ -based diagnosability of a CMOS circuit by dividing the circuit into independent partitions and using a separate power supply for each partition. This technique makes it possible to implement multiple I DDQ measurement points, resulting in improved I DDQ -based diagnosability. The paper formalizes the problem of partitioning a circuit for this purpose and proposes optimal and heuristic based solutions. The effectiveness of the proposed approach is demonstrated through experimental results. key words: fault diagnosis, I DDQ , transistor leakage fault model, multiple power supply, circuit partitioning
Introduction
Failure analysis is the process of locating physical defects in a failing integrated circuit (IC) and identifying their root causes. This process is indispensable for silicon debug, yield improvement, and reliability enhancement [1] .
The key challenge in failure analysis is to locate physical defects accurately and effectively. This goal is usually achieved with a two-stage approach: In the first stage, fault diagnosis [2] is conducted to narrow down suspicious areas in a failing circuit by targeting logical faults, which are assumed in a circuit model to represent the behavior of physical defects. In the second stage, various sophisticated equipments, such as an Electronic Beam (EB) tester, are used to directly search for defect spots in those suspicious areas [3] , [4] .
Fault diagnosis is basically performed by applying input vectors to a circuit, observing real circuit responses, obtaining simulated circuit responses for assumed faults with fault simulation, and removing any fault, whose simulated circuit response is different from its corresponding observed circuit response, from the suspicious fault list [2] . Note that real circuit responses are measured at a given set of observation points. Generally, an observation point for fault diagno- † † The author is with the Department of Information Engineering, Akita University, Akita-shi, 010-8502 Japan.
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a) E-mail: wen@cse.kyutech.ac.jp DOI: 10.1093/ietisy/e88-d. 4 .703 sis can be a primary output pin or a quiescent power supply current (I DDQ ) measurement point [5] . Traditionally, only logic values measured at primary outputs are used as observed circuit responses during fault diagnosis [2] . However, accurate fault diagnosis based only on logic value information at primary outputs is becoming increasingly difficult due to the following reasons. First, the observability of a circuit decreases as a result of increasing gate count and limited primary output pin count. Second, the faulty logic behavior of various practical defects, such as a short that manifests itself as a resistive bridge between two signal lines, is often difficult to predict [6] , [14] . As a result logic value based fault diagnosis is prone to inaccuracy. In some cases, such defects may even manifest only through elevated I DDQ instead of faulty logic values at primary outputs [5] .
As an alternative and non-intrusive means for improving the observability of a CMOS circuit, I DDQ measurement has been proved to be effective in both fault detection [5] , [7] , [8] and fault diagnosis [9] - [14] . I DDQ testing is based on the fact that the I DDQ current for a defective CMOS circuit is usually much larger than that for a defect-free circuit. Although the difference between normal and abnormal I DDQ currents in a deep sub-micron (DSM) circuit may decrease, many new methods [15] , [16] are available to make I DDQrelated current testing to continue to be effective even in the DSM era.
In addition to improving observability, I DDQ measurement has also been shown to be effective in fault diagnosis based on realistic fault models, which is indispensable for accurately locating physical defects. This is because short-type defects are common in a CMOS circuit, making realistic fault models, such as the transistor leakage fault model [10] , suitable for fault diagnosis of a CMOS circuit. A realistic fault usually manifests itself directly through elevated I DDQ , although its impact on the primary output values is difficult to predict [6] , [14] . Obviously, I DDQ information is indispensable in fault diagnosis for such physical defects.
Recently, several methods have been proposed for diagnosing realistic faults by using I DDQ information in addition to logic value information [9] , [12] , [14] . There also exist methods that use only I DDQ information [11] , [13] . Furthermore, diagnostic test generation methods [11] , [14] as well as methods for simulating realistic faults [6] , [14] have also been proposed to improve diagnostic resolution.
Although they are useful, previous I DDQ -based fault di- [11] . This paper proposes a novel approach to improving the I DDQ -based diagnosability of a CMOS circuit. The basic idea is to divide the circuit into a set of independent partitions and to provide a separate power supply for each partition. With this multiple power supply scheme, multiple I DDQ measurement points can be implemented. The multiple power supply scheme has been successfully used for reducing power consumption [17] . This paper will show that, by properly partitioning a circuit, the multiple power supply scheme can also enhance the I DDQ -based diagnosability of a CMOS circuit.
The rest of the paper is organized as follows: Sect. 2 describes the background of this research. Section 3 demonstrates the effectiveness of the multiple power supply scheme in improving I DDQ -based diagnosability. Sections 4 presents optimum and heuristic solutions for partitioning a circuit. Section 5 shows experimental results and Sect. 6 concludes the paper.
Background

Transistor Leakage Fault Model
This paper will use the transistor leakage fault model [10] . As shown in Fig. 1 , the transistor leakage fault model assumes shorts among four terminals of a MOS transistor, namely, source (s), drain (d), gate (g), and bulk (b). It has been shown to be an effective fault model for local shorttype defects without using layout information [12] , [14] . In this paper, the transistor leakage fault model is used in fault diagnosis though the proposed technique can be readily extended for other fault models.
General Fault Diagnosis Procedure
A general fault diagnosis procedure for a CMOS circuit is illustrated in Fig. 2 . For the sake of clarity and convenience, a combinational circuit is considered although the proposed technique can be readily employed for any full-scan sequential circuit.
In this paper, fault diagnosis is assumed to be conducted with both logic value information observed at primary outputs and I DDQ information observed at power supplies. Denote the set of primary outputs by PO = {PO 1 , PO 2 , . . . , PO p } and the set of I DDQ measurement points by IQ = {IQ 1 , IQ 2 , . . . , IQ q }. That is, the whole set of observation points is OBV = PO ∪ IQ. Note that some previous fault diagnosis procedures do not use I DDQ information, where IQ = ∅. Also note that previous fault diagnosis procedures based on I DDQ information only have one I DDQ measurement point in a single power supply scheme, where IQ = {IQ 1 }. The initial input to a fault diagnosis procedure is a suspicious fault list, denoted by F = { f 1 , f 2 , . . . , f s }. These faults can either be all faults assumed in a circuit or some highly possible faults identified by a pre-processing procedure. In addition, a set of input vectors, denoted by V = {v 1 , v 2 , . . . , v t }, is needed for fault diagnosis. These input vectors can be generated for functional test, production test, or especially for fault diagnosis. Figure 2 illustrates the fault diagnosis procedure, which is performed by applying each input vector in V to the circuit, observing its real response at OBV, comparing it with the simulated circuit response for each fault in F, and removing from F any fault whose simulated circuit response is different from the corresponding observed circuit response. The fault diagnosis result is the final F after these processes have been repeated for all input vectors in V.
Note that it is also possible to apply all input vectors and observe all corresponding real responses before simulating input vectors, in a procedure similar to the one shown in Fig. 2 .
Equivalence Class
Denote the values obtained by fault simulation for fault f i ∈ F under input vector v j ∈ V at primary output PO h ∈ PO and 
I DDQ , respectively. As a result, the values obtained by fault simulation for fault f i ∈ F under input vector v j ∈ V at the whole observation set OBV = PO ∪IQ can be represented
Obviously, after all faults in F are simulated under all input vectors in V at the observation set OBV, the original fault list F can be divided into a number of groups, each group containing faults with the same simulation results. 
Definition 2: Suppose that a circuit is composed of gates G 1 , G 2 , . . . , G n and that E 1 , E 2 , . . . , E m are equivalence classes obtained from fault simulation results for a fault list F, an input vector set V, and an observation point set OBV. A matrix, EM = (e i j ) m×n , is called an equivalence matrix for the circuit under {F, V, OBV} if e i j is the number of faults that gate G j contains in equivalence class E i .
An example of equivalence matrix is shown in Fig. 3 . In this example, a circuit with 5 gates has 19 faults and 4 equivalence classes for a given set of input vectors and observation points. For example, E 1 contains five faults, two in gate G 3 and three in gate G 4 .
Average Diagnostic Resolution
Suppose that E 1 , E 2 , . . . , E m are equivalence classes obtained from fault simulation results for a fault list F, an input vector set V, and an observation point set OBV. Obviously, the final result of conducting fault diagnosis based on the general fault diagnosis procedure shown in Fig. 2 can at best be one of the m equivalence classes:
If the diagnosis result is E i , its resolution is naturally |E i |, the number of faults in equivalence class E i . Note that it is important to determine the diagnostic capability of the method. Therefore, in order to evaluate the general diagnostic capability under the input vector set Vand the observation point set OBV, the concept of average diagnostic resolution is proposed as follows:
Definition 3: Suppose that a circuit is composed of gates G 1 , G 2 , . . . , G n and its equivalence matrix under a fault list F, an input vector set V, and an observation point set OBV is EM = (e i j ) m×n . In this case, the average diagnostic resolution of the circuit is defined as
Obviously, any equivalence class can be possibly a fault diagnosis result. Being the weighted average size of all equivalence classes given that all faults have the same probability to exist in the circuit, the average diagnostic resolution reflects the general diagnostic capability determined by the input vector set V and the observation point set OBV. It is also evident from the above definition that the closer this number is to unity the better is diagnosis capability of the method. For an example circuit whose equivalence matrix is shown in Fig. 3 , the average diagnostic resolution is (5×5 + 9×9 + 2×2 + 3×3) / (5 + 9 + 2 + 3) = 6.26.
Multiple Power Supply Scheme
Basic Idea
Obviously, the average diagnostic resolution of a circuit depends on its input vector set V and its observation point set OBV. As for I DDQ observation, all previous I DDQbased fault diagnosis methods [9] - [14] assume only one I DDQ measurement point in a single power (1-power) supply scheme. In this paper, a multiple power supply scheme with r power supplies, denoted by the r-power supply scheme, is considered. Since r I DDQ measurement points are used in an r-power supply scheme, the average diagnostic resolution can be improved, especially for faults that only manifest themselves through increased I DDQ .
For example, consider a circuit with 4 gates: G 1 , G 2 , G 3 , and G 4 in a 1-power supply scheme where IQ 1 is the only I DDQ measurement point. Suppose that 4 faults f 1 , f 2 , f 3 , and f 4 exist in G 1 , G 2 , G 3 , and G 4 , respectively, and that these faults are activated by the same input vector v in I DDQ testing. In this case, 
Obviously, in the 2-power supply scheme, f 1 and f 2 can be distinguished from f 3 and f 4 by observing I DDQ at both IQ 1 and IQ 2 . That is, one equivalence class { f 1 , f 2 , f 3 , f 4 } under {v} and {IQ 1 } in a 1-power supply scheme becomes two smaller new equivalence classes { f 1 , f 2 } and { f 3 , f 4 } under {v} and {IQ 1 , IQ 2 } in a 2-power supply scheme.
Generally, one equivalence class with w gates (w ≥ r) in a 1-power supply scheme will become r smaller equivalence classes in an r-power supply scheme. This example illustrates that average diagnostic resolution can indeed be improved when a multiple power supply scheme is used.
Circuit Partitioning
In order to use a multiple power supply scheme, one needs to find a proper circuit partitioning that divides all gates in a circuit into a set of independent partitions. Such a circuit partitioning can be expressed by a matrix as defined bellow: Definition 4: Suppose that a circuit is composed of gates G 1 , G 2 , . . . , G n and that {P 1 , P 2 , . . . , P r } is a circuit partitioning. Here, P 1 , P 2 , . . . , P s are groups of gates, called partitions, where P i ∩ P j = ∅, where i, j = 1, 2, . . . , r, and
For example, if a circuit consists of five gates: G 1 , G 2 , . . . , G 5 , which are divided into two partitions: P 1 = {G 1 , G 2 } and P 2 = {G 3 , G 4 , G 5 }, then the corresponding partitioning matrix PM 2×5 is as shown below:
Suppose that the equivalence matrix for a circuit of n gates and m equivalence classes in a 1-power supply scheme is EM m×n . Also suppose that an r-power supply scheme is achieved by dividing the n gates of the circuit in to r partitions, represented by the partitioning matrix PM r×n , and that a separate I DDQ measurement point is used for each partition. Since one equivalence class in the 1-power supply scheme becomes r smaller equivalence classes in the rpower supply scheme, the new equivalence matrix for the r-power supply scheme has a total of r×m rows. This new equivalence matrix is denoted by EM * rm×n , which can be calculated from EM m×n and PM r×n as follows: Using Theorem 1, the equivalence class EM* rm×n for an rpower supply scheme can be readily calculated from the equivalence class EM m×n for the corresponding 1-power supply scheme and the partitioning matrix PM r×n for the r-power supply scheme. Thus, the average diagnostic resolution for the r-power supply scheme can be calculated from EM * rm×n based on Definition 3. Examples are shown in Sect. 4.
Circuit Partitioning Methods
Optimum Circuit Partitioning
In the following, a method is proposed for finding an optimum circuit partitioning, which divides a circuit into the smallest number of partitions while guaranteeing each equivalence class obtained after circuit partitioning contains faults only in one gate. 
Definition 5:
Suppose that a circuit is composed of n gates: G 1 , G 2 , . . . , G n . An equivalence graph for the circuit is a graph which has the following properties: (1) The graph consists of n nodes, N 1 , N 2 , . . . , N n , corresponding to the n gates, respectively. (2) There is an edge between nodes N i and N j if and only if gates G i and G j contain faults in the same equivalence class. Figure 5 shows the equivalence graph constructed from the equivalence matrix shown in Fig. 3 . Its physical meaning is as follows: In order to achieve an optimum circuit partitioning, each pair of gates which contain faults in the same equivalence class must be connected to different power supplies. Therefore, an edge between two nodes in an equivalence graph implies that the corresponding gates should not be in the same partition of gates in an optimum circuit partitioning.
From the equivalence graph for a circuit, its complementary graph can be readily constructed. For example, Fig. 6 is the complementary graph of the equivalence graph shown in Fig. 5 . Obviously, an edge between two nodes in a complementary graph implies that the corresponding gates can exist in the same partition of gates in an optimum circuit partitioning.
Clearly, the goal is to find a circuit partition with the minimum number of partitions of gates to make each equivalence class contain faults only in one gate. Thus, a partition should contain as many gates as possible unless this makes an equivalent class contain faults in different gates. This can be achieved by finding a minimum clique cover [18] for the complementary graph of the equivalence graph for a circuit. A clique in the complementary graph of the equivalence graph for a circuit indicates a maximal partition of gates which can share the same power supply in an optimum circuit partitioning. If a graph can be represented by the union of a set of its cliques, the set of cliques is called a clique cover for the graph. The following theorem is a formal statement of the above explanation.
Theorem 2:
Suppose that C 1 , C 2 , . . . , C g is a minimum clique cover for the complementary graph of the equivalence graph for a circuit. If nodes in C k correspond to gates
For example, since Fig. 7 shows a minimum clique cover for the complementary graph shown in Fig. 6, {{G 1 , 4 }} is an optimum partitioning for the circuit whose equivalence graph is shown in Fig. 3 . This circuit partitioning can be expressed by the following partitioning matrix PM 3×5 :
The new equivalence matrix EM * 12×5 , corresponding to the 3-power supply scheme based on the above PM 3×5 , can be obtained by Theorem 1 and the result is shown below: 
The new average diagnostic resolution of the circuit in the 3-power supply scheme is (2×2 + 3×3 + 5×5 + 3×3 + 1×1 + 2×2 + 2×2 + 1×1) / (2 + 3 + 5 + 3 + 1 + 2 + 2 + 1) = 3.00, which is better than the average diagnostic resolution of 6.26 for the 1-power supply scheme whose equivalence matrix is shown in Fig. 3. 
Practical Circuit Partitioning
In practice, the number of available power supplies is often limited due to physical design restrictions. In the following, the number of power supplies, thus the number of partitions allowed for the circuit, is assumed to be given. Under this condition, a heuristic-based method is proposed for circuit partitioning.
Suppose that a circuit consists of five gates: G 1 , G 2 , . . . , G 5 and that its equivalence matrix in a 1-power supply scheme is the one shown in Fig. 3 . Also assume that only two power supplies, thus two partitions, are allowed. In this case, one needs to determine how to divide the five gates into two partitions: P 1 and P 2 .
As for G 1 , it can be placed in either P 1 or P 2 since both partitions are empty at this stage. Here, it is placed into P 1 as shown in Table 1 .
As for G 2 , it can be placed in either P 1 or P 2 since G 1 and G 2 do not share faults in the same equivalence class. Here, it is placed into P 2 as shown in Table 1 . Now consider G 3 . If G 3 is placed into P 2 , three faults will become equivalent since they are shared by G 2 and G 3 in the equivalence class E 4 . Here, the cost of placing G 3 into P 2 is said to be 3. If G 3 is placed into P 1 , however, the number of equivalent faults will not increase since G 1 and G 3 do not share faults in the same equivalence class. That is, the cost of placing G 3 into P 1 is 0. Therefore, it is preferable to place G 3 into P 1 . Now consider G 4 . It is clear that placing G 4 into P 1 (P 2 ) will introduce 5 (4) equivalent faults. Thus, by comparing the costs, it is preferable to place G 4 into P 2 using the greedy approach. Now consider G 5 . Since the cost of placing it into P 1 is smaller than placing it into P 2 , it is preferable to place G 5 into P 1 .
The whole process of circuit partitioning is summarized in Table 1 . The resulting circuit partitioning is
In the example shown in Table 1 , the new equivalence matrix EM* 8×5 obtained after dividing the circuit into two partitions, P 1 = {G 1 , G 3 , G 5 } and P 2 = {G 2 , G 4 }, is as follows: 
The new average diagnostic resolution of the circuit in the 2-power supply scheme determined by P 1 and P 2 is (2×2 + 3×3 + 5×5 + 4×4 + 2×2 + 2×2 + 1×1) / (2 + 3 + 5 + 4 + 2 + 2 + 1) = 3.32. Although being worse than that (3.00) of the optimum circuit partitioning, it is better than that (6.26) of the 1-power supply scheme whose equivalence matrix is shown in Fig. 3 .
The above example illustrates the basic idea of a heuristic driven practical circuit partitioning method. In Table 1 Heuristic circuit partitioning process.
this method, we consider one remaining gate each time and chose a partition for placing this gate using the greedy approach. The decision is based on the cost function representing the total number of equivalent faults introduced as the result of this decision.
The general heuristic circuit partitioning method is as follows: Suppose that the number of allowed partitions is N. Denote the circuit partitions by P 1 , P 2 , . . . , P N . At the beginning, all partitions are empty. During circuit partitioning, the number of gates in each partition increases. Suppose that P j = {G j1 , G j2 , . . . , G jn j } for j = 1, 2, . . . , N when one needs to choose a partition for gate G i . In order to make this decision, one calculates the cost of placing gate G i into partition P j for j = 1, 2, . . . , N. The cost, denoted by cost(G i ,
h jk where h jk = 1 (0) if G jk contains (does not contain) faults in the same equivalence class as G i . Here, |G| denotes the number of equivalent faults contained in gate G. Then, one places G i into P w if cost(G i , P w ) is the smallest among cost(G i , P 1 ), cost(G i , P 2 ), . . . , cost(G i , P N ).
Experimental Results
The heuristic based circuit partitioning method has been implemented in C language, and fault diagnosis and circuit partitioning experiments have been conducted on ISCAS'85 benchmark circuits. The transistor leakage fault model was used in the experiments. The experimental results are shown in Table 2 , where #TV and #GA show the number of test vectors and the number of gates, respectively.
For each circuit, all faults were first simulated for a set of ATPG test vectors. At this stage, the circuit was assumed to have a 1-power supply scheme. The I DDQ behavior as well as logic values at primary outputs were obtained by fault simulation. Based on the fault simulation results, all faults were placed into equivalence classes. The number of equivalence classes for each circuit is shown in column #EC. Then, the average diagnostic resolution was calculated for each circuit. The results are shown in column DR-1. After that, a 2-power supply scheme was assumed and heuristic based circuit partitioning was conducted. The corresponding new average diagnostic resolution values were calculated and the results are shown in column DR-2. Finally, a 3-power supply scheme was assumed and the resulting average diagnostic resolution values are shown in column DR-3. It can be seen from the results that the I DDQ -based diagnosability of every circuit was indeed improved when a multiple power supply scheme was used.
The overhead of using a multiple power supply scheme depends on how I DDQ is measured. If built-in current sensors are used, additional chip area overhead will be imposed. However, such a sensor is usually small [5] and the number of sensors do not grow with the chip size. If I DDQ is measured with ATE, then virtually no area overhead will be incurred.
Conclusions
This paper has proposed a novel approach for improving the I DDQ -based diagnosability of CMOS circuits. The basic idea is to increase the number of I DDQ measurement points with a multiple power supply scheme. Two methods, one optimal and one heuristic-based, were presented for efficiently dividing a circuit into a set of independent partitions of gates in order to achieve a multiple power supply scheme. Experimental results have demonstrated the effectiveness of the proposed approach in achieving higher diagnostic resolution with richer I DDQ information.
